Abstract: This work presents the design of a Low-Jitter Ring-VCO-Based single-loop type-I phase-locked loop (PLL) in 180 nm CMOS technology. To increase the phase detector (PD) gain and the margin ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback