Abstract: This work presents the design of a Low-Jitter Ring-VCO-Based single-loop type-I phase-locked loop (PLL) in 180 nm CMOS technology. To increase the phase detector (PD) gain and the margin ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback