Verific Design Automation , provider of SystemVerilog, Verilog and VHDL parsers, today announced that Tabula has added Verific's SystemVerilog parser as front-end support to version 2.7.1 of its ...