This project implements a combinational 7-segment display decoder using Verilog. Given a 4-bit binary input (0–9), it outputs the corresponding 7-bit segment code.

Hi! this is Jari Abbas Rizvi and Welcome to the Verilog Tutorial repository! This repository serves as a comprehensive learning resource for Verilog hardware description language (HDL). Here, you will ...