Power and delay optimization is a very crucial issue in low voltage applications. In this paper, the authors present a design of Full Adder circuit using AVL techniques for low power operation.