Using the circuit below, you can verify KVL by showing that the sum of voltages around the loop Vin -> R1 -> R2 is zero. You can also verify KCL by showing that the currents entering node "a" sum to ...