Abstract: The complexity of today's VLSI chip designs makes verification a necessary step before fabrication. As a result, gate-level logic simulation has became an integral component of the VLSI ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback