Abstract: This work presents a set of techniques that allow implementing low-precision floating-point adders based on the embedded hard FP DSP Blocks available in contemporary Intel FPGAs. The ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback