Recently I worked with a user who was responsible for verifying an AXI interface. This user was coming from a non-UVM background, but was conversant with SystemVerilog. The user was faced with the ...