Abstract: Interfacing RISC and DSP processors as Intellectual Property blocks for an MPEG-4 baseline video encoder is presented. Our previously presented Heterogeneous IP Block Interconnection (HIBI) ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback