This repo contains my Verilog implementations and testbenches for various flip-flops and FSMs from Chapter 5 of my DLD study.