This project is a SystemVerilog implementation of the Keccak cryptographic hash function, specifically the SHAKE128 and SHAKE256 variants. It is heavily inspired by a similar project in VHDL, using ...

10-bit data bus architecture. 1024×10 RAM module for both program and data storage. Register file with various addressing modes. Multi-stage ALU for arithmetic and logical operations. Output system ...