Abstract: This paper proposes a novel digital voltage regulator architecture for System-on-Chip (SoC) applications. The architecture includes an Analog Nested Loop, which improves the regulator's ...